IFW



PATENT APPLICATION
Docket No. 2522-026
Client No. AW8116US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

Ji-Young KIM and Hyoung-Sub KIM

Conf. No.

7198

Serial No.:

10/649,262

Examiner:

Not yet assigned

Filing Date:

August 26, 2003

Group Art Unit:

2812

Title:

INTEGRATION METHOD OF A SEMICONDUCTOR DEVICE HAVING A

RECESSED GATE ELECTRODE

Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:	
This Info	mation Disclosure Statement is submitted:
⊠ ı	under 37 CFR 1.97 (b); or
(Within three months of filing national application; or date of entry of International application;
or be	fore mailing date of first office action on the merits; whichever occurs last)
	under 37 CFR 1.97 (c) together with either a:
	Statement under 37 CFR 1.97 (e), or
	a \$180 fee under 37 CFR 1.17 (p); or
	(After mailing of first Office Action, but prior to Notice of Allowance or Final Office Action)
	under 37 CFR 1.97 (d) together with:
	Statement under 37 CFR 1.97 (e), and
	a \$180.00 fee set forth in 37 CFR 1.17 (p).
	Filed after final action or notice of allowance, whichever occurs first, but before payment of
the issue fee)	
\boxtimes	Applicant(s) submit herewith Form PTO 1449- Information Disclosure Citation together with
copies of patents, 1	oublications or other information of which applicant(s) are aware, which applicant(s) believe(s) the examination of this application and for which there may be a duty to disclose in accordance

It is requested that the information disclosed herein be made of record in this application.

Any deficiency or overpayment should be charged or credited to deposit account number 13-1703. A duplicate copy of this sheet is enclosed.

Customer No. 20575

Respectfully submitted,

MARGER JOHNSON & McCQLLOM, P.C.

Scott A. Schaffer Reg. No. 48,610

MARGER JOHNSON & McCOLLOM, P.C. 1030 SW Morrison Street Portland, OR 97205 503-222-3613

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA

22313-1450

Date: June 22, 2004

ngie C. Farr



JUN 2 5 2004 =

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Ji-Young KIM and Hyoung-Sub KIM Conf. No. 7198

Serial No.: 10/649,262 Examiner: Not yet assigned

Filing Date: August 26, 2003 Group Art Unit: 2812

Title: INTEGRATION METHOD OF A SEMICONDUCTOR DEVICE HAVING A

RECESSED GATE ELECTRODE

INFORMATION DISCLOSURE CITATION FORM PTO-1449 (Modified)

U.S. PATENT DOCUMENTS

Exam		Document	Issue			Sub
<u>Init</u>	<u>Ref</u>	<u>Number</u>	<u>Date</u>	<u>Name</u>	<u>Class</u>	Class
		6,063,669	May 16, 2000	Takaishi		
		US 2003/0003651 A1	January 2, 2003	Divakaruni, et al.		
		US 2003/0011032 A1	January 16, 2003	Umebayashi		
Examiner: _						
Date Consid	lered:					
= =						